

US009203293B2

(12) United States Patent

Telefus

(10) Patent No.:

US 9,203,293 B2

(45) **Date of Patent:**

Dec. 1, 2015

(54) METHOD OF SUPPRESSING ELECTROMAGNETIC INTERFERENCE EMISSION

(71) Applicant: Power Systems Technologies Ltd.,

Ebene (MU)

(72) Inventor: Mark Telefus, Orinda, CA (US)

(73) Assignee: Power Systems Technologies Ltd.,

Ebene (MU)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 244 days.

(21) Appl. No.: 13/913,199

(22) Filed: Jun. 7, 2013

(65) Prior Publication Data

US 2013/0329467 A1 Dec. 12, 2013

Related U.S. Application Data

- (60) Provisional application No. 61/658,245, filed on Jun. 11, 2012.
- (51) Int. Cl. H02M 1/12 (2006.01) H02M 3/335 (2006.01) H02M 1/42 (2007.01)

(56) References Cited

U.S. PATENT DOCUMENTS

4,273,406 A	6/1981	Okagami
4,370,703 A	1/1983	Risberg
4,563,731 A	1/1986	Sato et al.
4,645,278 A	2/1987	Yevak et al.
4,712,160 A	12/1987	Sato et al.
4,788,626 A	11/1988	Neidig et al.
4,806,110 A	2/1989	Lindeman
4,841,220 A	6/1989	Tabisz et al.
	(Continued)	

FOREIGN PATENT DOCUMENTS

EP 1146630 A2 10/2001 JP 4217869 A 8/1992 (Continued) OTHER PUBLICATIONS

EE Times.com—"Team Claims Midrange Wireless Energy Transfer", by R. Colin Johnson, 4 pages, Nov. 6, 2007.

(Continued)


Primary Examiner — Emily P Pham

(74) Attorney, Agent, or Firm — Haverstock & Owens LLP

(57) ABSTRACT

An EMI emission suppressing system, apparatus and method that enables the EMI produced by high frequency switching of a switching circuit to be suppressed via the transfer of the higher order harmonic emissions to a frequency range below the standard EMI bandwidth of less than 150 KHz by applying low frequency modulation or jitter into the feedback of a switching signal of the switching circuit. The EMI suppression is achieved with minimal added ripple on the output signal of the switching circuit by using discontinuous modulations in the form of only applying the low frequency modulation when the switch or higher order harmonic producing element of the switching circuit is accessing, or drawing power from, the main power supply.

27 Claims, 3 Drawing Sheets



US 9,203,293 B2

Page 2

(56)	Referen	ces Cited	7,605,570 B2 7,630,221 B2		Liu et al. Sui et al.
U	J.S. PATENT	DOCUMENTS	7,652,463 B2 *		Lin et al 323/288
			7,659,678 B2		Maiocchi
4,857,822 A		Tabisz et al.	7,679,938 B2* 7,701,305 B2		Ye et al 363/21.12 Lin et al.
4,866,367 A		Ridley et al.	7,701,303 B2 7,924,578 B2		Jansen et al.
4,890,217 A 4,893,227 A		Gallios et al.	8,059,429 B2	11/2011	
4,899,256 A		Sway-Tin	8,059,434 B2	11/2011	Huang et al.
4,901,069 A	A 2/1990	Veneruso	8,077,489 B2	12/2011	
5,065,302 A		Kanazawa	8,094,473 B2 8,102,678 B2		Moon et al. Jungreis
5,090,919 A 5,101,322 A		Ghaem et al.	8,125,181 B2		Gregg et al.
5,132,890 A		Blandino	8,126,181 B2		Yamamoto et al.
5,235,491 A	A 8/1993		8,134,848 B2		Whittam et al.
5,325,283 A		Farrington	8,155,368 B2 8,194,417 B2		Cheung et al. Chang
5,365,403 A 5,373,432 A		Vinciarelli et al.	8,199,541 B2	6/2012	Yang
5,442,540 A			8,207,717 B2	6/2012	Uruno et al.
5,459,652 A			8,243,472 B2		Chang et al.
5,673,185 A		Albach et al.	8,344,689 B2 8,363,434 B2	1/2013	Boguslavskij Lin
5,712,772 A 5,768,118 A		Telefus et al. Faulk et al.	8,369,111 B2		Balakrishnan et al.
5,786,992 A		Vinciarelli et al.	8,385,032 B1		Mao et al.
5,790,395 A			8,400,801 B2 8,410,768 B2		Shinoda Huber et al.
5,811,895 A		Suzuki et al.	8,743,565 B2		Telefus
5,838,554 <i>A</i> 5,841,641 <i>A</i>			8,749,210 B1		Nakao et al.
5,859,771 A		Kniegl	2002/0008963 A1		Dibene et al.
5,874,841 A		Majid et al.	2002/0011823 A1 2002/0036200 A1	1/2002	Lee Ulrich et al.
5,903,452 A 5,905,369 A		Yang Ishii et al.	2002/0036200 A1 2003/0035303 A1		Balakrishnan et al.
5,923,543 A			2003/0112645 A1	6/2003	Schlecht
5,949,672 A					Chen 323/222
5,982,153 A		Nagai et al.	2004/0062061 A1 2004/0149551 A1	4/2004 8/2004	Bourdillon Portor
5,999,419 A			2004/0149331 A1 2004/0183510 A1		Sutardja et al.
6,009,008 <i>A</i> 6,091,611 <i>A</i>			2004/0252529 A1		Huber et al.
6,183,302 E		Daikuhara et al.	2005/0024016 A1		Breen et al.
6,191,957 E		Peterson	2005/0036338 A1 2005/0117376 A1		Porter et al. Wilson
6,232,726 E		Janczak	2005/0138437 A1		Allen et al.
6,272,015 E 6,275,397 E		Mangtani McClain	2005/0194942 A1		Hack et al.
6,307,761 E		Nakagawa	2005/0225257 A1	10/2005	
6,323,627 E		Schmiederer et al.	2005/0253636 A1 2005/0254268 A1		Yang et al 327/172 Reinhard et al.
6,385,059 E		Telefus et al.	2005/0270001 A1	12/2005	Jitaru
6,388,897 E		Ying et al.	2006/0002155 A1	1/2006	Shteynberg et al.
6,390,854 E 6,396,716 E		Yamamoto et al. Liu et al.	2006/0022637 A1 2006/0152947 A1		Wang et al. Baker et al.
6,452,816 E		Kuranki	2006/0132947 A1 2006/0213890 A1		Kooken et al.
6,459,175 E			2006/0232220 A1	10/2006	
6,487,098 E		Malik et al.	2007/0040516 A1	2/2007	
6,549,409 E		Saxelby et al.	2007/0120542 A1 2007/0121981 A1		LeMay Koh et al.
6,578,253 E 6,721,192 E		Herbert Yang et al.	2007/0121981 A1 2007/0138971 A1	6/2007	
6,775,162 E	32 8/2004	Mihai et al.	2007/0247091 A1	10/2007	Maiocchi
6,894,461 E		Hack et al.	2007/0263415 A1		Jansen et al.
6,919,715 E		Muratov et al.	2007/0298653 A1 2008/0018265 A1		Mahoney et al. Lee et al.
6,989,997 E			2008/0043496 A1	2/2008	
6,990,000 E 7,035,126 E		Rodriguez et al.	2008/0191667 A1	8/2008	Kernahan et al.
7,033,126 E 7,038,406 E			2009/0034299 A1	2/2009	
7,061,195 E		Ho et al.	2009/0045889 A1 2009/0147547 A1*		Goergen et al. Yamashita
7,102,251 E			2009/0196073 A1		Nakahori
7,139,180 E			2009/0230929 A1		Sui et al.
7,202,640 E			2009/0268487 A1	10/2009	
7,208,833 E 7,212,420 E		Nobori et al. Liao	2009/0290384 A1 2009/0300400 A1		Jungreis DuBose
7,215,560 E		Soldano et al.	2010/0039833 A1		Coulson et al.
7,239,532 E	31 7/2007	Hsu et al.	2010/0073964 A1	3/2010	Tatsukawa et al.
7,274,175 E		Manolescu	2010/0110732 A1		Moyer
7,315,460 E		Kyono Petrovic et al.	2010/0156366 A1 2010/0232180 A1		Sakai et al. Sase et al.
7,386,286 E 7,450,388 E		Beihoff et al.	2010/0232180 A1 2010/0289466 A1		Telefus et al.
7,459,893 E			2010/0289400 A1 2010/0317216 A1		Pocrass
7,564,706 E	31 7/2009	Herbert	2010/0322441 A1	12/2010	Weiss et al.
7,596,007 E	32 9/2009	Phadke	2011/0096573 A1	4/2011	Zhu et al.

(56) References Cited

U.S. PATENT DOCUMENTS

2011/0109248	$\mathbf{A}1$	5/2011	Liu
2011/0132899	$\mathbf{A}1$	6/2011	Shimomugi et al.
2011/0157924	$\mathbf{A}1$	6/2011	Huynh
2011/0255311	$\mathbf{A}1$	10/2011	Hsu et al.
2011/0261590	$\mathbf{A}1$	10/2011	Liu
2012/0069609	$\mathbf{A}1$	3/2012	Christophe et al.
2012/0112657	$\mathbf{A}1$	5/2012	Van Der Veen et al.
2012/0126764	A1*	5/2012	Urakabe et al 323/282
2012/0153866	$\mathbf{A}1$	6/2012	Liu
2012/0235507	A1*	9/2012	Choi et al 307/104
2012/0268084	$\mathbf{A}1$	10/2012	Wang et al.
2013/0027011	$\mathbf{A}1$	1/2013	Shih et al.
2013/0049709	$\mathbf{A}1$	2/2013	Fu et al.
2013/0148385	$\mathbf{A}1$	6/2013	Zhang
2014/0078790	$\mathbf{A}1$	3/2014	Lin et al.
2014/0091839	$\mathbf{A}1$	4/2014	Peters et al.
2014/0153299	$\mathbf{A}1$	6/2014	Jeong et al.
2014/0268912	A1	9/2014	Telefus
2015/0002108	A1	1/2015	Kim

FOREIGN PATENT DOCUMENTS

JР	10243640 A	9/1998
JP	2000083374 A	3/2000
JP	20000253648 A	9/2000
JP	2004208357 A	7/2004

OTHER PUBLICATIONS

EE Times.com—"Wireless Beacon Could Recharge Consumer Devices", by R. Colin Johnson, 3 pages, Nov. 6, 2007.

Novel Zero-Voltage and Zero-Current Switching (ZVZCS) Full Bridge PWM converter Using Coupled Output Inductor, Sep. 2002 IEEE, pp. 641-648.

"New Architectures for Radio-Frequency dc/dc Power Conversion", Juan Rivas et al., Laboratory for Electromagnetic and Electronic Systems, Jan. 2004, Massachusetts Institute of Technology, Room 10-171 Cambridge, MA 02139, pp. 4074-4084.

"Randomized Modulation in Power Electronic Converters". Aleksander M. Stankovic, member IEEE, and Hanoch Lev-Ari, vol. 90, No. 5, May 2002, pp. 782-799.

"Analysis and Special Characteristics of a Spread-Spectrum Technique for Conducted EMI Suppression", K.K. tse, et al. Member IEEE, IEEE Transactions on Power Electronics, vol. 15., No. 2, Mar. 2000, pp. 399-410.

"Practical on-Line Identification of Power Converter Dynamic Respones", Botao Miao et al., Colorado Power Electronics Center, ECE Department, 2005, pp. 57-62.

"A Modified Cross-Correlation Method for System Identification of Power Converters with Digital Control", Botao Miao et al., Colorado Power Electronics Center, ECE Department, 2004, pp. 3728-3733. "Design and Implementation of an Adaptive Tuning System Based on Desired Phase Margin for Digitally Controlled DC-DC Converters", Jeffrey Morroni et al., Member IEEE, 2009, pp. 559-564.

^{*} cited by examiner




Fig. 1




Fig. 2




Fig. 3




Fig. 4

METHOD OF SUPPRESSING ELECTROMAGNETIC INTERFERENCE EMISSION

RELATED APPLICATIONS

This Patent Application claims priority under 35 U.S.C. 119 (e) of the U.S. provisional application, Ser. No. 61/658, 245, filed, Jun. 11, 2012, and entitled "Electromagnetic Interference Emission Suppressor". This application incorporates U.S. provisional application, serial number in its entirety by reference.

FIELD OF THE INVENTION

The present invention relates to the field of power supplies. More particularly, the present invention relates to a power converter system with modulated control.

BACKGROUND

Every electrical device that connects with a power supply main is required not to pollute or transmit high frequency noise onto the main. The amount of electrical emission allowed by electrical devices is heavily regulated by the Federal Communications Commission (FCC). Conventional power supply designs have migrated to using higher operating frequencies since the higher operating frequencies allow a reduction in size of power supply components and allow a reduction in cost. The disadvantage of operating at higher frequencies is the increased production of higher order harmonics or electromagnetic interference (EMI).

Conventional methods of reducing EMI have been aimed at reducing a switching frequency of a switching circuit below standard EMI bandwidth limits of 150 KHz as set by the FCC. 35 This approach has the disadvantage of increasing the size of magnetic components in a power supply. Other methods of reducing EMI have simply been to add additional filter components to reduce unwanted frequency harmonics. This second approach has the disadvantage of adding to the weight, 40 size and cost of power supplies. Another approach to reducing large spikes of harmonics or EMI is the use of a snubber circuit. The snubber circuit although effective in reducing EMI, compromises efficiency of a power converter. In yet another approach, EMI is reduced by using jitter that takes a 45 discrete harmonic spectrum and spreads the EMI over a continuous frequency range. Conventional systems use jitter by injecting noise into a gate drive or controller of the converter. Injecting noise into the gate drive of the converter has the disadvantage of distorting the output voltage signal. Further, 50 injecting noise directly into a gate drive only applies jitter to the rising and falling edges of the converter switching signal. Moreover, because the jitter is continuous throughout the cycles of the switching signal, is outside the bandwidth of the amplifier and is injected outside the regulation loop of the 55 switching circuit, it causes unwanted high ripple on the output of the switching circuit. Accordingly, by continuously injecting jitter directly into the gate drive circuit, conventional power converters inhibit the efficiency of feedback loop and other features including zero voltage switching and sampling 60 of the switching signal.

SUMMARY OF THE INVENTION

An EMI emission suppressing system, apparatus and 65 method includes a frequency modulation element that modulates the frequency of a switching element when the switching

2

element is drawing power from the main power supply in order to reduce EMI emissions on the main power supply. The frequency modulation element discontinues modulation when the switching element is not drawing power from the main power supply in order to reduce ripple on the load. As a result, the EMI emission suppressing system is able to minimize EMI emissions on the main power supply while not outputting excess ripple on the load.

BRIEF DESCRIPTION OF THE DRAWINGS

Several example embodiments are described with reference to the drawings, wherein like components are provided with like reference numerals. The example embodiments are intended to illustrate, but not to limit, the invention. The drawings include the following figures:

FIG. 1 illustrates a functional block diagram of an EMI suppression system according to some embodiments.

FIG. 2 illustrates a circuit diagram of an EMI suppression system according to some embodiments.

FIG. 3 illustrates a flowchart of a method of suppressing EMI emission according to some embodiments.

FIG. 4 illustrates a flow chart of a method of suppressing EMI emission according to an alternative embodiment.

DETAILED DESCRIPTION

Embodiments of the present application are directed to an EMI emission suppressing system, device and method. Those of ordinary skill in the art will realize that the following detailed description of the EMI emission suppressing system, device and method is illustrative only and is not intended to be in any way limiting. Other embodiments of the EMI emission suppressing system, device and method will readily suggest themselves to such skilled persons having the benefit of this disclosure.

Reference will now be made in detail to implementations of the EMI emission suppressing system, device and method as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts. In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application and business related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

Embodiments of an EMI emission suppressing system, device and method are described herein. The EMI suppressing system, device and method enables the EMI produced by high frequency switching of a switching circuit to be suppressed via the transfer of the higher order harmonic emissions to a frequency range below the standard EMI bandwidth of less than 150 KHz. The transfer of the higher order harmonic emissions is accomplished by applying low frequency modulation or jitter into the feedback of a switching signal of the switching circuit. Further, this EMI suppression is able to be achieved with minimal added ripple on the output signal by using discontinuous modulations in the form of only applying the low frequency modulation when the switch or higher

order harmonic producing element of the switching circuit is accessing or drawing power from the main power supply. As a result, when coupled with the main power supply the low frequency modulation is applied in order to affect the rising and falling edges of switching pulses of the switching circuit thereby substantially reducing EMI noise on the main power supply from the switching circuit. Conversely, when not accessing or drawing power from the main power supply the low frequency modulation is suspended in order to substantially reduce ripple on the output of the switching circuit.

FIG. 1 illustrates a functional block diagram of an EMI suppressing system 100 according to some embodiments. As shown in FIG. 1, the system 100 includes a power supply 102, a switching element 104, a output circuit 106, a feedback element 108 and a frequency modulation element 110. The 15 power supply 102 is coupled with the switching element 104 which is electrically coupled with the output circuit 106. The feedback element 108 is electrically coupled between the load 106 and frequency modulation element 110 which is electrically coupled with the switching element 104. Alternatively, the feedback element 108 is able to be directly coupled between the output circuit 106 and the switching element 104 and/or the frequency modulation element 110 is able to be electrically coupled with the switching element 104, the feedback element 108 or both.

The power supply 102 is able to include an AC power supply such as a main line or plug outlet. Alternatively, the power supply 102 is able to include a DC power supply. The switching element 104 is able to include a power converter circuit, such as a flyback converter. Alternatively, the switching element 104 is able to include other types of circuits that include switching elements or otherwise produce EMI emissions. For example, the switching element 104 is able to include a forward converter, a push-pull converter, a halfbridge converter, a full-bridge converter and/or other configu- 35 rations of switch mode power supplies as are well known in the art. The frequency modulation element 110 is able to include a signal or clock generator. Alternatively, the frequency modulation element 110 is able to include other signal generation or modulation elements that are able to induce low 40 frequency jitter on a signal as are well known in the art. In some embodiments, the frequency modulation element 110 is able to be integrated with the switching element 104, the output circuit 106 and/or the feedback element 108 to form a single integrated circuit. Alternatively, the frequency modu- 45 lation element 110 is able to include an individual integrated circuit that is able to be coupled to one or more separate circuits such as switching element, output circuit and/or feedback circuits. As a result, the frequency modulation element 110 is able to provide the advantage of being coupled to 50 existing integrated circuits in order to improve their EMI suppression characteristics.

In operation, the switching element 104 periodically couples to or pulls power from the power supply 102 and supplies a desired output voltage/signal to a load coupled to 55 the output circuit 106. The feedback element 108 detects the output voltage Vout, or a representative value of the output voltage Vout, and adjusts the output of the switching element 104 in order to keep the output voltage Vout within a desired range, thereby regulating the output voltage Vout. In some 60 embodiments, the feedback element 108 adjusts the duty cycle of the switching element 104 in order to control the output voltage Vout. The frequency modulation element 110 detects when the switching element 104 is pulling power from or coupled to the power supply 102 and applies low frequency 65 modulation or jitter to the signal received from the feedback element 108 signal such that EMI caused by the switching

4

element 104 and exposed to the power supply 102 is minimized. The frequency modulation element 110 also detects when the switching element 104 is not pulling power from or is not directly coupled to the power supply 102 and ceases or discontinues to apply low frequency modulation or jitter on the switching element signal in order to minimize ripple on the output voltage/signal applied to the load. In some embodiments, the frequency modulation element 110 performs the detection and modulation within the feedback loop of the switching element 104. As a result, the jitter is only applied when the switching element 104 is coupled to the power supply 102 and the system 100 is able to minimize the amount of EMI transmitted on the power supply 102 from the switching element 104 while also minimizing the amount of ripple induced on the output voltage/signal from the jitter of the frequency modulation element 110.

FIG. 2 illustrates a schematic diagram of an EMI suppression system 200 according to some embodiments. The schematic diagram is substantially similar to the functional block diagram shown in FIG. 1 except the additional details described herein. However, it is understood that alternative schematics are able to be used to implement the functional blocks of FIG. 1. As shown in FIG. 2, the EMI suppression system 200 includes a power supply 202, a switching element 204, an output circuit 206, a feedback element 208 and a frequency modulation element 210. The system 200 is configured to receive an AC voltage signal and to provide a regulated DC output voltage Vout that is suitable for many low voltage appliances such as computer laptops, cell phones and other devices. In some embodiments, the output voltage Vout is able to be within the range 5-40V. Alternatively, the output voltage Vout is able to be less than 5V or more than 40V. In some embodiments, the system 200 is contained on a single integrated circuit. Alternatively, one or more of the components of the suppression system 200 are able to be separate integrated circuits such that the system 200 is formed by multiple integrated circuits electrically coupled together.

The power supply 202 includes an AC mains power signal that is electrically coupled with a rectifier 212 in order to produce an unregulated DC input voltage Vin that is electrically coupled to both the switching element 204 and the feedback element 208. The output circuit 206 includes a diode D1 and capacitor C1. Alternatively, the output circuit 206 is able to include an output rectifier circuit comprising a half or full-wave rectifier. The feedback element 208 provides a feedback voltage Vfb, which is representative of the output voltage Vout. The frequency modulation element 210 includes the signal generator or clock generator 222 and one or more buffers 216. The switching element 204 includes a transformer T1, a transistor 218, one or more resistors R1, R2, R3, a controller device 214, a summation device 220 and one or more buffers 216. Alternatively, one or more of the summation device 220, the controller device 214 and/or the buffers 216 of the switching element 204 are able to be a part of the frequency modulation element 210 instead of the switching element 204. Indeed, it is understood that one or more of the components of the power supply 202, the switching element 204, the output circuit 206, the feedback element 208 and/or the frequency modulation element 210 are able to be positioned or duplicated on one or more of the other elements

A first end of the transformer T1 is electrically coupled between the input voltage Vin received from the power supply 202 and the drain terminal of the transistor 218. The second end of the transformer T1 is electrically coupled across the diode D1 and capacitor C1 of the output circuit 206. The source terminal of the transistor 218 is electrically coupled

with the feedback element 208 and the resistor R3 which is electrically coupled to ground. The Q output line of the controller device 214 is electrically coupled with the gate terminal of the transistor **218** and the input of the signal generator 222 of the frequency modulation element 210 via one or more 5 buffers 216. The S input line of the controller device 214 is electrically coupled with the output of the summation device 220 via another buffer 216. The inputs of the summation device 220 are electrically coupled with the feedback element **208**, the output of the signal generator **222**, and a reference voltage node Vref that is located between resistors R1 and R2 which are electrically coupled in series between the input voltage Vin and ground. The summation device 220 can be a comparator, an error amplifier or other device that modulates a difference, or error, between the reference voltage Vref and 15 the feedback voltage Vfb, thereby outputting a modulated error signal. In some embodiments, the transformer T1 is a flyback transformer. Alternatively, the transformer T1 is able to be other types of transformers or load isolating circuitry as are well known in the art. In some embodiments, the signal 20 generator 222 generates a clock signal at a predetermined frequency, such as in the range of 2.0 to 9.0 KHz. Alternatively, the predetermined frequency is able to be less than 2.0 KHz, greater than 9.0 KHz, or other predetermined frequencies as are well known in the art. In some embodiments, the 25 transistor 218 is a field effect transistor such as a n-type metal-oxide-semiconductor field-effect transistor (MOS-FET). Alternatively, the transistor 218 is able to be other types of transistors or switching circuitry as are well known in the art. For example, the switching element 204 is able to include 30 a variable frequency converter, such that an operating bandwidth of the switching element 204 is able to be adjusted depending on output power requirements of the system 200. In some embodiments, the controller device 214 is a SR-NOR latch flipflop. Alternatively, the controller device **214** is able 35 to be other types of flipflops, pulse width modulation circuits or signal logic circuitry able to regulate the duty cycle of the operation of the transistor 218 as are well known in the art.

In operation, the Q output of the controller device 214 of the switching element **204** outputs a switch control signal, or 40 driving signal, to the gate terminal of the transistor 218 that causes the transistor 218 to repeatedly turn on and off. When the switch control signal is high, it activates the channel of the transistor 218 causing current from the power supply 202 to be drawn through the primary winding of the transformer T 45 and the transistor 2181, through the feedback loop 208 and to ground through resistor R3. When the switch control signal is low, the channel of the transistor 218 is deactivated preventing current flow through the transistor 218 and therefore the primary winding P1, and the voltage across the primary wind- 50 ing P1 goes high and power is transferred to the output circuit **206**. The summation device **220** receives a feedback signal from the feedback element 208 and compares the feedback voltage Vfb of the feedback signal to a reference voltage Vref in order to generate an error signal that is input to the S input 55 of the controller device 214 and adjusts the duty cycle of the switch control signal such that a desired output voltage Vout is maintained. As a result, the switching element 204 regulates the output voltage Vout.

When the switch control signal is high such that the switching element 204 is accessing the power supply 202, the signal generator 222 outputs a low frequency modulation or jitter signal to the summation device 220 such that the error signal is modulated and the modulated error signal is input to the controller device 214 such that the corresponding switch 65 control signal is modulated according to the low frequency modulation/jitter signal. As a result, the EMI caused by the

6

switching element 204 on the power supply 202 is substantially reduced because the modulation of the switch control signal essentially takes the EMI spikes in the switching frequency and reduces and spreads out the EMI spikes over the frequency spectrum. When the switch control signal is low such that the switching element 204 is no longer accessing the power supply and power stored in the transformer T1 is transferred to the output circuit 206, the error signal is no longer modulated with the low frequency modulation signal. In some embodiments, the signal generator 222 only generates the low frequency modulation signal when the switching element 204 is accessing the power supply 202. In other embodiments, the signal generator 222 continuously generates the low frequency modulation signal, but the low frequency modulation signal is only used by the summation device 220 to modulate the error signal when the switching element 204 is accessing the power supply 202. As a result of selectively modulating the error signal and therefore selectively modulating the switching control signal, the ripple on the load caused by the modulated switching control signal is also minimized. Accordingly, the EMI emission suppression system 200 provides the advantage of maintaining maximum reduction of EMI polluted onto the power supply 202 while also minimizing ripple on the output circuit 206.

FIG. 3 illustrates a flow chart of a method of suppressing EMI emission according to some embodiments. The method steps are described in relation to the system elements of FIG. 2. It is understood that the method of suppressing EMI emission can be enabled using alternative system element and configurations. At the step 302, a switching element 204 selectively accesses, or draws power from, a power supply 202 according to a control signal. In some embodiments, accessing the power supply 202 includes drawing current from the power supply 202. For example, accessing the power supply includes activating a transistor 218 which is electrically coupled with the power supply 202, thereby drawing current through the primary winding P1 and the transistor 218. In some embodiments, the control signal for activating the transistor 218 is a pulse width modulated signal output by a controller device 214. In some embodiments, the control signal is adjusted by an error signal generated by a summation device 220 which compares a reference voltage Vref with a feedback signal Vfb. At the step 304, a frequency modulation element 210 generates a low frequency modulation signal, or jitter, when the switching element 204 is accessing the power supply 202. In some embodiments, the low frequency modulation signal is generated at a predetermined frequency in the range of 2.0 to 9.0 KHz. Alternatively, the predetermined frequency is able to be less than 2.0 KHz, greater than 9.0 KHz, or other predetermined frequencies as are well known in the art. At the step 306, a modulated control signal of the switching element 204 is generated according to the low frequency modulation signal. The switching element 204 selectively accesses the power supply 202 according to the modulated control signal thereby minimizing the amount of EMI of the switching element 204 output on the power supply 202. At the step 308, the frequency modulation element 210 discontinues generating the low frequency modulation signal when the switching element 204 is not accessing the power supply 202 so that the control signal is not modulated according to the low frequency modulation signal, thereby minimizing the amount of ripple output on the output circuit 206, where ripple is caused by the modulation or jitter of the modulated control signal. As a result, the method provides the advantage of enabling EMI emission on the power supply to be minimized while also minimizing the amount of ripple on the load.

In an alternative embodiment, the frequency modulation element 210 continuously generates the low frequency modulation signal, but the control signal is only modulated according to the low frequency modulation signal when the switching element 204 is accessing the power supply 202. FIG. 4 illustrates a flow chart of a method of suppressing EMI emission according to this alternative embodiment. At the step 402, the switching element 204 selectively accesses, or draws power from, the power supply 202 according to a control signal. At the step 404, the frequency modulation element 210 generates a low frequency modulation signal, or jitter. At the step 406, the low frequency modulation signal is applied when the switching element accesses the power supply 202, thereby generating a modulated control signal according to the low frequency modulation signal. At the step 408, application of the low frequency modulation signal is discontinued when the switching element 204 is not accessing the power supply 202 so that the control signal is not modulated according to the low frequency modulation signal.

The method, apparatus and system of EMI emission suppression described herein has many advantages. Specifically, the system minimizes the EMI emission output on a power supply by a switching element by modulating the frequency of the switching element using low frequency modulation in a feedback loop. Further, the system minimizes the ripple output on the load resulting from the low frequency modulation by using discontinuous modulation where the control signal is only modulated when the switching element is accessing the power supply. Thus, the EMI emission suppressor described herein has numerous advantages.

The EMI emission suppressing system, device and method is described above in terms of modulating a control signal used to regulate an output voltage. It is understood that the EMI emission suppressing system, device and method can alternatively be applied to non-regulating applications. Such alternative applications may or may not include a feedback element. The modulating signal may be applied to a reference or other signal used by the switching element to generate the modulated control signal.

The present application has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the EMI emission suppressing system, device and method. Many of the components shown and described in the various figures can be interchanged to achieve the results necessary, and this description should be read to encompass such interchange as well. As such, references herein to specific embodiments and details thereof are not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications can be made to the embodiments chosen for illustration without departing from the spirit and scope of the application.

What is claimed is:

- 1. A method of regulating a power converter having a switching circuit, the method comprising:
 - a. selectively drawing power from a power supply according to a control signal used to drive the switching circuit;
 - b. generating a low frequency modulation signal when the 60 switching circuit draws power from the power supply, and discontinuing generation of the low frequency modulation signal when the switching circuit is not drawing power from the power supply; and
 - c. applying the low frequency modulation signal so as to 65 generate a modulated control signal that is modulated according to the low frequency modulation signal.

8

- 2. The method of claim 1 wherein the modulated control signal substantially reduces electromagnetic interference corresponding to switching of the switching circuit.
- 3. The method of claim 1 wherein the low frequency modulation signal is generated at a predetermined frequency.
- **4**. The method of claim **3** wherein the predetermined frequency comprises a frequency in the range of 2 to 9 Khz.
- 5. The method of claim 1 applying the low frequency modulation signal comprises:
 - a. generating a modulated error signal that is modulated according to the low frequency modulation signal; and
 - supplying the modulated error signal to a controller circuit of the switching circuit, wherein the controller circuit generates the modulated control signal.
- 6. The method of claim 1 wherein the control signal comprises a pulse width modulated signal for controlling a duty cycle of the switching circuit.
- 7. The method of claim 1 further comprising regulating an output voltage of the power converter.
- **8**. The method of claim **7** further comprising supplying a feedback signal to the switching circuit, wherein the feedback signal is representative of the output voltage.
- 9. The method of claim 1 wherein the switching circuit draws power from the power supply when the switching circuit is turned ON, and the switching circuit does not draw power from the power supply when the switching circuit is turned OFF.
- 10. The method of claim 1 wherein driving the switching circuit with the modulated control signal substantially reduces harmonic distribution in a switching frequency of the switching circuit.
- 11. A method of regulating a power converter having a switching circuit, the method comprising:
 - a. selectively drawing power from a power supply according to a control signal used to drive the switching circuit;
 - b. generating a low frequency modulation signal; and
 - c. applying the low frequency modulation signal when the switching circuit draws power from the power supply so as to generate a modulated control signal that is modulated according to the low frequency modulation signal, and discontinuing application of the low frequency modulation signal when the switching circuit is not drawing power from the power supply.
- 12. The method of claim 11 wherein the modulated control signal substantially reduces electromagnetic interference corresponding to switching of the switching circuit.
- 13. The method of claim 11 wherein the low frequency modulation signal is generated at a predetermined frequency.
- 14. The method of claim 13 wherein the predetermined frequency comprises a frequency in the range of 2 to 9 Khz.
- 15. The method of claim 11 applying the low frequency modulation signal comprises:
 - a. generating a modulated error signal that is modulated according to the low frequency modulation signal; and
 - supplying the modulated error signal to a controller circuit of the switching circuit, wherein the controller circuit generates the modulated control signal.
- **16**. The method of claim **11** wherein the control signal comprises a pulse width modulated signal for controlling a duty cycle of the switching circuit.
- 17. The method of claim 11 further comprising regulating an output voltage of the power converter.
- 18. The method of claim 17 further comprising supplying a feedback signal to the switching circuit, wherein the feedback signal is representative of the output voltage.
- 19. The method of claim 11 wherein the switching circuit draws power from the power supply when the switching

circuit is turned ON, and the switching circuit does not draw power from the power supply when the switching circuit is turned OFF.

- 20. The method of claim 11 wherein driving the switching circuit with the modulated control signal substantially reduces harmonic distribution in a switching frequency of the switching circuit.
- **21**. A method of regulating a power converter having a switching circuit, the method comprising:
 - a. injecting a low frequency modulation signal into a summation circuit configured to output an error signal;
 - b. modulating the error signal of the summation circuit using the low frequency modulation signal when the switching circuit is drawing power from a power supply, and discontinuing modulation of the error signal using the low frequency modulation signal when the switching circuit is not drawing power from the power supply; and
 - c. using the modulated error signal to substantially reduce harmonic distribution in a switching frequency of the switching circuit.

10

22. The method of claim 21 further comprising generating the low frequency modulation signal at a predetermined frequency using a signal generator.

23. The method of claim 22 wherein the predetermined frequency comprises a frequency in the range of 2 to 9 Khz.

24. The method of claim 21, further comprising:

- a. applying the modulated error signal to a controller circuit for the switching circuit; and
- b. generating a pulse width modulated signal for controlling a duty cycle of the switching circuit.
- 25. The method of claim 21 further comprising regulating an output voltage of the power converter.
- 26. The method of claim 25 further comprising supplying a feedback signal to the summation circuit, wherein the feedback signal is representative of the output voltage.
- 27. The method of claim 21 wherein the switching circuit draws power from the power supply when the switching circuit is turned ON, and the switching circuit does not draw power from the power supply when the switching circuit is turned OFF.

* * * * *